2 // Copyright (c) 2015, Tobias Mueller tm(at)tm3d.de
\r
3 // All rights reserved.
\r
5 // Redistribution and use in source and binary forms, with or without
\r
6 // modification, are permitted provided that the following conditions are
\r
9 // * Redistributions of source code must retain the above copyright
\r
10 // notice, this list of conditions and the following disclaimer.
\r
11 // * Redistributions in binary form must reproduce the above copyright
\r
12 // notice, this list of conditions and the following disclaimer in the
\r
13 // documentation and/or other materials provided with the
\r
15 // * All advertising materials mentioning features or use of this
\r
16 // software must display the following acknowledgement: This product
\r
17 // includes software developed by tm3d.de and its contributors.
\r
18 // * Neither the name of tm3d.de nor the names of its contributors may
\r
19 // be used to endorse or promote products derived from this software
\r
20 // without specific prior written permission.
\r
22 // THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
\r
23 // "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
\r
24 // LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
\r
25 // A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
\r
26 // OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
\r
27 // SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
\r
28 // LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
\r
29 // DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
\r
30 // THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
\r
31 // (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
\r
32 // OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
\r
34 #define F_CPU 8000000UL
\r
36 #include <avr/interrupt.h>
\r
37 #include <util/delay.h>
\r
38 #include <avr/wdt.h>
\r
39 #include <avr/sleep.h>
\r
40 #include <avr/pgmspace.h>
\r
41 #include "../common/I2C/USI_TWI_Master.h"
\r
42 #include "../common//I2C/MAX1164x.h"
\r
45 extern void OWINIT();
\r
47 extern void EXTERN_SLEEP();
\r
50 uint8_t owid[8]={0x28, 0xA2, 0xD9, 0x84, 0x00, 0x16, 0x77, 0x6B};/**/
\r
51 uint8_t config_info[16]={0x01,0x01, 0x00,0x00, 0x00,0x00, 0x00,0x00, 0x01,0x00,0x00,0x00,0x00,0x00,0x00,0x00};
\r
54 #error "Variable not correct"
\r
57 extern uint8_t mode;
\r
58 extern uint8_t gcontrol;
\r
59 extern uint8_t reset_indicator;
\r
60 extern uint8_t alarmflag;
\r
66 volatile uint8_t bytes[8];
\r
77 volatile pack_t pack;
\r
79 volatile uint8_t wdcounter;
\r
81 #if defined(__AVR_ATtiny24__)||defined(__AVR_ATtiny44__) || defined(__AVR_ATtiny84__) || defined(__AVR_ATtiny24A__)||defined(__AVR_ATtiny44A__) || defined(__AVR_ATtiny84A__)
\r
82 ISR(WATCHDOG_vect) {
\r
87 if (reset_indicator==1) reset_indicator++;
\r
88 else if (reset_indicator==2) mode=0;
\r
94 #define CH0_M MAX1164x_C_SCAN0|MAX1164x_C_SGL
\r
95 #define CH1_M MAX1164x_C_SCAN0|MAX1164x_C_SGL|MAX1164x_C_CS0
\r
96 #define CH0_CH1 MAX1164x_C_SCAN0
\r
101 PRR|=(1<<PRADC); // adc for save Power
\r
118 MCUCR &=~(1<<PUD); //All Pins Pullup...
\r
121 WDTCSR |= ((1<<WDCE) ); // Enable the WD Change Bit//| (1<<WDE)
\r
122 WDTCSR |= (1<<WDIE) | // Enable WDT Interrupt
\r
123 (1<<WDP2) | (1<<WDP1)| (1<<WDP0); // Set Timeout to ~2 seconds
\r
127 USI_TWI_Master_Initialise();
\r
128 MAX1164x_config(MAX1164x_S_SEL2|MAX1164x_S_SEL0,CH0_M);//#define MAX1164x_C_CS0
\r
129 _delay_ms(30); //Internal Referenz start
\r
133 //DDRB|=(1<<PINB1);
\r
138 PORTB&=~(1<<PINB1);
\r
146 //PORTB|=(1<<PINB1); //Dauer 2.3ms
\r
147 //=MAX44009getlux(max_adr);
\r
148 //if (l<0.030) l=0.030; //Darf nicht 0 sein. minimum -35°C Sensor minimum 0.045
\r
154 if (t8>pack.TH) af=1;
\r
155 if (t8<=pack.TL) af=1;
\r
162 //PORTB&=~(1<<PINB1);
\r
166 #if defined(__AVR_ATtiny25__)||defined(__AVR_ATtiny45__) || defined(__AVR_ATtiny85__)
\r
167 if (((TIMSK & (1<<TOIE0))==0)&& (mode==0))
\r
169 #if defined(__AVR_ATtiny24__)||defined(__AVR_ATtiny44__) || defined(__AVR_ATtiny84__) ||defined(__AVR_ATtiny24A__)||defined(__AVR_ATtiny44A__) || defined(__AVR_ATtiny84A__)
\r
170 if (((TIMSK0 & (1<<TOIE0))==0)&& (mode==0))
\r
174 MCUCR|=(1<<SE)|(1<<SM1);
\r
175 MCUCR&=~(1<<ISC01);
\r
180 //MCUCR&=~(1<<ISC01);
\r