1 // Copyright (c) 2017, Tobias Mueller tm(at)tm3d.de
\r
2 // All rights reserved.
\r
4 // Redistribution and use in source and binary forms, with or without
\r
5 // modification, are permitted provided that the following conditions are
\r
8 // * Redistributions of source code must retain the above copyright
\r
9 // notice, this list of conditions and the following disclaimer.
\r
10 // * Redistributions in binary form must reproduce the above copyright
\r
11 // notice, this list of conditions and the following disclaimer in the
\r
12 // documentation and/or other materials provided with the
\r
14 // * All advertising materials mentioning features or use of this
\r
15 // software must display the following acknowledgement: This product
\r
16 // includes software developed by tm3d.de and its contributors.
\r
17 // * Neither the name of tm3d.de nor the names of its contributors may
\r
18 // be used to endorse or promote products derived from this software
\r
19 // without specific prior written permission.
\r
21 // THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
\r
22 // "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
\r
23 // LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
\r
24 // A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
\r
25 // OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
\r
26 // SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
\r
27 // LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
\r
28 // DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
\r
29 // THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
\r
30 // (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
\r
31 // OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
\r
33 #define F_CPU 8000000UL
\r
35 #include <avr/interrupt.h>
\r
36 #include <util/delay.h>
\r
37 #include <avr/wdt.h>
\r
38 #include <avr/sleep.h>
\r
39 #include <avr/pgmspace.h>
\r
40 #include "../common/I2C/USI_TWI_Master.h"
\r
41 #include "../common/I2C/SHT3x.h"
\r
42 #include "../common/calibr.h"
\r
43 extern void OWINIT();
\r
44 extern void EXTERN_SLEEP();
\r
46 //uint8_t owid[8]={0x20, 0xA2, 0xD9, 0x84, 0x00, 0x16, 0x02, 0x5D};/**/
\r
47 uint8_t owid[8]={0x20, 0xA3, 0xD9, 0x84, 0x00, 0x16, 0x02, 0x6A};/**/
\r
48 uint8_t config_info[26]={0x01,14,0x04,0x08, 0,0, 0,0,0x02,21,21,0x00,0,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00};
\r
50 #error "Variable not correct"
\r
53 extern uint8_t mode;
\r
54 extern uint8_t gcontrol;
\r
55 extern uint8_t reset_indicator;
\r
56 extern uint8_t alarmflag;
\r
57 volatile uint8_t wdcounter=10;
\r
60 #if defined(__AVR_ATtiny24__)||defined(__AVR_ATtiny44__) || defined(__AVR_ATtiny84__) || defined(__AVR_ATtiny24A__)||defined(__AVR_ATtiny44A__) || defined(__AVR_ATtiny84A__)
\r
61 ISR(WATCHDOG_vect) {
\r
66 if (reset_indicator==1) reset_indicator++;
\r
67 else if (reset_indicator==2) mode=0;
\r
71 volatile uint8_t bytes[0x20];
\r
111 volatile pack_t pack;
\r
115 volatile int16_t am2302_temp;
\r
116 volatile uint16_t am2302_hum;
\r
119 uint8_t userRegister[1];
\r
121 double temperatureC,humidityRH;
\r
150 PORTB=0xFF-(1<<PORTB0); //Schalter kann gegen Masse sein und zieht dann immer Strom
\r
151 DDRB|=(1<<PORTB0); //Als Ausgang und 0
\r
152 PORTA=0xFF; //All Pull up;
\r
153 PRR|=(1<<PRADC); // adc for save Power
\r
155 ACSR|=(1<<ACD); //Disable Comparator
\r
158 MCUCR &=~(1<<PUD); //All Pins Pullup...
\r
160 WDTCSR |= ((1<<WDCE) ); // Enable the WD Change Bit//| (1<<WDE)
\r
161 WDTCSR |= (1<<WDIE) | // Enable WDT Interrupt
\r
162 (1<<WDP3) | (1<<WDP0); // Set Timeout to ~8 seconds
\r
166 USI_TWI_Master_Initialise();
\r
170 getSHT3xHumTemp(0,&temperatureC,&humidityRH);
\r
174 //DDRB|=(1<<PINB1);
\r
178 if (wdcounter>3) {
\r
180 getSHT3xHumTemp(0,&temperatureC,&humidityRH);
\r
191 //PORTB|=(1<<PINB1);
\r
194 for(uint8_t i=0;i<4;i++){
\r
195 if (pack.convc1&bb1) {
\r
196 if (pack.convc2&(bb)) {pack.bytes[i*2]=0;pack.bytes[i*2+1]=0;}
\r
198 if (pack.convc2&(bb)) {pack.bytes[i*2]=0xFF;pack.bytes[i*2+1]=0xFF;}
\r
204 if (pack.convc1&1) {
\r
205 /*if (pack.CSA2&0x01) ADMUX=0; else ADMUX=0x80;
\r
208 while ((ADCSRA&(1<<ADSC)));
\r
209 cli();pack.A=ADC;sei();*/
\r
210 uint16_t ct=(temperatureC*100.0)+32767;
\r
211 cli();pack.A=ct;sei();
\r
215 if (pack.CSA2&0x08) //AEH
\r
216 if (pack.bytes[1]>pack.HA) {alarmflag=1;pack.CSA2|=0x20;}
\r
217 if (pack.CSA2&0x04) //AEL
\r
218 if (pack.bytes[1]<pack.LA) {alarmflag=1;pack.CSA2|=0x10;}
\r
221 if (pack.convc1&2) {
\r
222 /*if (pack.CSB2&0x01) ADMUX=1; else ADMUX=0x81;
\r
225 while ((ADCSRA&(1<<ADSC)));
\r
226 cli();pack.B=ADC;sei();*/
\r
228 cli();pack.B=humidityRH*100;sei();
\r
229 if (pack.CSB2&0x08) //AEH
\r
230 if (pack.bytes[1]>pack.HB) {alarmflag=1;pack.CSB2|=0x20;}
\r
231 if (pack.CSB2&0x04) //AEL
\r
232 if (pack.bytes[1]<pack.LB) {alarmflag=1;pack.CSB2|=0x10;}
\r
235 if (pack.convc1&4) {
\r
236 /*if (pack.CSC2&0x01) ADMUX=2; else ADMUX=0x82;
\r
239 while ((ADCSRA&(1<<ADSC)));
\r
240 cli();pack.C=ADC;sei();*/
\r
242 cli();pack.C=0;sei();
\r
243 if (pack.CSC2&0x08) //AEH
\r
244 if (pack.bytes[1]>pack.HC) {alarmflag=1;pack.CSC2|=0x20;}
\r
245 if (pack.CSC2&0x04) //AEL
\r
246 if (pack.bytes[1]<pack.LC) {alarmflag=1;pack.CSC2|=0x10;}
\r
248 if (pack.convc1&8) {
\r
249 /*if (pack.CSD2&0x01) ADMUX=3; else ADMUX=0x83;
\r
252 while ((ADCSRA&(1<<ADSC)));
\r
253 cli();pack.D=ADC;sei();*/
\r
255 cli();pack.D=P/100.0*32.0;sei();
\r
256 if (pack.CSD2&0x08) //AEH
\r
257 if (pack.bytes[1]>pack.HD) {alarmflag=1;pack.CSD2|=0x20;}
\r
258 if (pack.CSD2&0x04) //AEL
\r
259 if (pack.bytes[1]<pack.LD) {alarmflag=1;pack.CSD2|=0x10;}
\r
263 //PORTB&=~(1<<PINB1);
\r
267 for(uint8_t i=0;i<4;i++) {
\r
268 if (pack.bytes[8+i*2]&0x80) { //Chanel as output
\r
269 if (pack.bytes[8+i*2]&0x40) {
\r
280 #if defined(__AVR_ATtiny25__)||defined(__AVR_ATtiny45__) || defined(__AVR_ATtiny85__)
\r
281 if (((TIMSK & (1<<TOIE0))==0)&& (mode==0))
\r
283 #if defined(__AVR_ATtiny24__)||defined(__AVR_ATtiny44__) || defined(__AVR_ATtiny84__) ||defined(__AVR_ATtiny24A__)||defined(__AVR_ATtiny44A__) || defined(__AVR_ATtiny84A__)
\r
284 if (((TIMSK0 & (1<<TOIE0))==0)&& (mode==0))
\r
288 MCUCR|=(1<<SE)|(1<<SM1);
\r
289 MCUCR&=~(1<<ISC01);
\r