2 // Copyright (c) 2018, Tobias Mueller tm(at)tm3d.de
\r
3 // All rights reserved.
\r
5 // Redistribution and use in source and binary forms, with or without
\r
6 // modification, are permitted provided that the following conditions are
\r
9 // * Redistributions of source code must retain the above copyright
\r
10 // notice, this list of conditions and the following disclaimer.
\r
11 // * Redistributions in binary form must reproduce the above copyright
\r
12 // notice, this list of conditions and the following disclaimer in the
\r
13 // documentation and/or other materials provided with the
\r
15 // * All advertising materials mentioning features or use of this
\r
16 // software must display the following acknowledgement: This product
\r
17 // includes software developed by tm3d.de and its contributors.
\r
18 // * Neither the name of tm3d.de nor the names of its contributors may
\r
19 // be used to endorse or promote products derived from this software
\r
20 // without specific prior written permission.
\r
22 // THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
\r
23 // "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
\r
24 // LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
\r
25 // A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
\r
26 // OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
\r
27 // SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
\r
28 // LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
\r
29 // DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
\r
30 // THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
\r
31 // (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
\r
32 // OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
\r
34 #define _CHANGEABLE_ID_
\r
35 #define _ZERO_POLLING_
\r
37 #include "../common/OWConfig.s"
\r
38 #include "../common/OWCRC16.s"
\r
42 .extern counters2,16
\r
43 //Bleiben gleich denn es werden nicht beide gleichzeitig abgefragt
\r
44 .comm addr,1 ;zweites Adressbyte ist unnoetig (Warum auch immer fuer 32 Byte 16 Bit Adressen verwendet werden....)
\r
45 .comm crcsave,1 ; zwischenspeicherspeicher fuer crc nur zweites byte....
\r
46 //.extern am2302_temp,2
\r
54 .macro COMMAND_TABLE
\r
55 rjmp h_readmemoryaddr1
\r
57 rjmp h_readmemorycrc11
\r
58 rjmp h_readmemorycrc21
\r
59 rjmp h_writememoryaddr1
\r
61 rjmp h_writememorycrc11
\r
62 rjmp h_writememorycrc21
\r
63 rjmp h_writememoryreadback1
\r
67 rjmp h_convert_conv1
\r
69 rjmp h_writescratchpad2
\r
70 rjmp h_writescratchpad_crc2
\r
71 rjmp h_readscratchpad2
\r
72 rjmp h_copyscratchpad2
\r
73 rjmp h_readmemory_addr2
\r
75 rjmp h_readmemorycounter_addr2
\r
76 rjmp h_readmemorycounter2
\r
77 rjmp h_readmemorycounter_ex2
\r
80 #include "../common/OWRomFunctionsDual.s"
\r
81 #include "../common/OWTimerInterrupt.s"
\r
85 ; Ab hier Geraeteabhaenging
\r
86 #define OW_READ_MEMORY_ADDR1 OW_FIRST_COMMAND+0
\r
87 #define OW_READ_MEMORY1 OW_FIRST_COMMAND+1
\r
88 #define OW_READ_MEMORY_CRC11 OW_FIRST_COMMAND+2
\r
89 #define OW_READ_MEMORY_CRC21 OW_FIRST_COMMAND+3
\r
90 #define OW_WRITE_MEMORY_ADDR1 OW_FIRST_COMMAND+4
\r
91 #define OW_WRITE_MEMORY1 OW_FIRST_COMMAND+5
\r
92 #define OW_WRITE_MEMORY_CRC11 OW_FIRST_COMMAND+6
\r
93 #define OW_WRITE_MEMORY_CRC21 OW_FIRST_COMMAND+7
\r
94 #define OW_WRITE_MEMORY_READBACK1 OW_FIRST_COMMAND+8
\r
95 #define OW_CONVERT1 OW_FIRST_COMMAND+9
\r
96 #define OW_CONVERT_CRC11 OW_FIRST_COMMAND+10
\r
97 #define OW_CONVERT_CRC21 OW_FIRST_COMMAND+11
\r
98 #define OW_CONVERT_CONV1 OW_FIRST_COMMAND+12
\r
100 #define OW_WRITE_SCRATCHPAD2 OW_FIRST_COMMAND+13
\r
101 #define OW_WRITE_SCRATCHPAD_CRC2 OW_FIRST_COMMAND+14
\r
102 #define OW_READ_SCRATCHPAD2 OW_FIRST_COMMAND+15
\r
103 #define OW_COPY_SCRATCHPAD2 OW_FIRST_COMMAND+16
\r
104 #define OW_READ_MEMORY_ADDR2 OW_FIRST_COMMAND+17
\r
105 #define OW_READ_MEMORY2 OW_FIRST_COMMAND+18
\r
106 #define OW_READ_MEMORYCOUNTER_ADDR2 OW_FIRST_COMMAND+19
\r
107 #define OW_READ_MEMORYCOUNTER2 OW_FIRST_COMMAND+20
\r
108 #define OW_READ_MEMORYCOUNTER_EX2 OW_FIRST_COMMAND+21
\r
112 ;---------------------------------------------------
\r
113 ; READ COMMAND and start operation
\r
114 ;---------------------------------------------------
\r
119 #ifndef _DIS_FLASH_
\r
120 FLASH_COMMANDS ; muss zu erst sein....
\r
122 cset 0xAA,OW_READ_MEMORY_ADDR1
\r
123 cset 0x55,OW_WRITE_MEMORY_ADDR1
\r
124 cset 0x3C,OW_CONVERT1
\r
126 #ifdef _CHANGEABLE_ID_
\r
129 ldi r_mode,OW_SLEEP
\r
134 cpi r_bytep,0 ;erstes Adressbyte ?
\r
135 brne h_readmemory_addr_byte11 ;nein dann weiter
\r
136 andi r_rwbyte,0x1F ; nur Adressen zwischen 0 und 0x1F zulassen
\r
137 sts addr,r_rwbyte ;speichern des ersten bytes
\r
138 rjmp handle_end_inc
\r
139 h_readmemory_addr_byte11: ;zweiters Addressbyte wird nicht gespeichert!
\r
140 ldi r_mode,OW_READ_MEMORY1 ;weiter zu read Memory
\r
141 ;;ldi r_bcount,1 ;ist unten
\r
142 ldi r_sendflag,1 ;jetzt sendet der Slave zum Master
\r
144 rjmp h_readmemory21
\r
150 breq h_readmemory_init_crc1
\r
153 ;andi r_bytep,0x1F ist oben
\r
154 configZ pack1,r_bytep
\r
157 rjmp handle_end ;sendet das Byte und geht zu h_readmemory
\r
158 h_readmemory_init_crc1:; init erstes CRC byte
\r
164 ldi r_mode,OW_READ_MEMORY_CRC11
\r
168 ldi r_mode,OW_SLEEP
\r
171 h_readmemorycrc11:;init zweites CRC Byte
\r
172 lds r_rwbyte,crcsave
\r
174 ldi r_mode,OW_READ_MEMORY_CRC21
\r
176 h_readmemorycrc21:;weiteres senden..... nach zweitem Byte
\r
179 brne h_readmemory_end1; ende des speichers
\r
180 ldi r_mode,OW_READ_MEMORY1
\r
181 CRCInit1 ;Start with new CRC
\r
182 rjmp h_readmemory21
\r
184 h_writememoryaddr1:
\r
185 cpi r_bytep,0 ;erstes Adressbyte ?
\r
186 brne h_writememory_addr_byte11 ;nein dann weiter
\r
187 andi r_rwbyte,0x1F ; nur Adressen zwischen 0 und 0x1F zulassen
\r
188 sts addr,r_rwbyte ;speichern des ersten bytes
\r
192 h_writememory_addr_byte11: ;zweiters Addressbyte wird nicht gespeichert!
\r
193 ldi r_mode,OW_WRITE_MEMORY1 ;weiter zu read Memory
\r
194 ;ldi r_bcount,1 ;; _________________________________________________in handle_end integrieren.....
\r
196 rjmp handle_end ;read Memory Byte
\r
199 configZ pack1,r_bytep
\r
202 ldi r_mode,OW_WRITE_MEMORY_CRC11
\r
203 ldi r_sendflag,1 ;jetzt sendet der Slave zum Master
\r
210 h_writememorycrc11:
\r
211 lds r_rwbyte,crcsave
\r
213 ldi r_mode,OW_WRITE_MEMORY_CRC21
\r
215 h_writememorycrc21:
\r
217 configZ pack1,r_temp
\r
220 ldi r_mode,OW_WRITE_MEMORY_READBACK1
\r
222 h_writememoryreadback1:
\r
231 ldi r_mode,OW_WRITE_MEMORY1
\r
235 cpi r_bytep,0 ;erstes Adressbyte ?
\r
236 brne h_convert_byte11 ;nein dann weiter
\r
238 sts pack1+0x20,r_rwbyte
\r
241 h_convert_byte11: ;zweies byte glesen go crc#
\r
242 sts pack1+0x21,r_rwbyte
\r
248 ldi r_mode,OW_CONVERT_CRC11
\r
253 lds r_rwbyte,crcsave
\r
255 ldi r_mode,OW_CONVERT_CRC21
\r
259 sts gcontrol1,r_temp
\r
261 ldi r_mode,OW_CONVERT_CONV1
\r
263 ldi r_sendflag,3 ;set bit 0 and 1 for no zero polling
\r
267 rjmp handle_end_no_bcount
\r
269 /////////////////////////////////////////////////////////////////////
\r
273 ;*****************************************************************************************************************************************************************************************
\r
274 ;*****************************************************************************************************************************************************************************************
\r
275 ;*****************************************************************************************************************************************************************************************
\r
276 ;*****************************************************************************************************************************************************************************************
\r
277 ;*****************************************************************************************************************************************************************************************
\r
284 #ifndef _DIS_FLASH_
\r
285 FLASH_COMMANDS ; muss zu erst sein....
\r
287 cset 0x0F,OW_WRITE_SCRATCHPAD2
\r
288 cjmp 0xAA,hrc_set_readscratchpad2
\r
289 cset 0x5A,OW_COPY_SCRATCHPAD2
\r
290 cset 0xF0,OW_READ_MEMORY_ADDR2
\r
291 cset 0xA5,OW_READ_MEMORYCOUNTER_ADDR2
\r
293 #ifdef _CHANGEABLE_ID_
\r
296 ldi r_mode,OW_SLEEP
\r
299 hrc_set_readscratchpad2:
\r
300 ldi r_mode,OW_READ_SCRATCHPAD2
\r
302 rjmp h_readscratchpad2
\r
304 h_writescratchpad2:
\r
305 configZ pack2,r_bytep
\r
309 breq h_writescratchpad_block2
\r
310 brsh h_writescratchpad_set_eoffset2 ;;33
\r
311 rjmp handle_end ;handle_end zu weit entfernt fuer br...
\r
312 h_writescratchpad_set_eoffset2:
\r
314 breq h_writescratchpad_setcrc2
\r
317 sts pack2+2,r_temp ;AA und PF cleared
\r
319 ;Start writeing to 32 Byte Block ; skip status byte
\r
320 h_writescratchpad_block2:
\r
321 lds r_temp,pack2 ; Adresse low byte
\r
322 andi r_temp,0x1F ;32 byte
\r
323 add r_bytep,r_temp ;Zur angegebenen Startadresse springen
\r
324 ;ori r_temp,0x20 ; Set PF flag
\r
325 sts pack2+2,r_temp ;E4:E0 vorher setzen
\r
326 ; Byte 3 ueberspringen
\r
327 rjmp handle_end_inc
\r
329 h_writescratchpad_setcrc2:
\r
333 sts pack2+43,r_temp
\r
335 com r_temp ; invertieren , komischer name.....
\r
336 sts pack2+44,r_temp
\r
337 ldi r_mode,OW_WRITE_SCRATCHPAD_CRC2
\r
340 h_writescratchpad_crc2:
\r
342 breq h_writescratchpad_crc_end2
\r
343 configZ pack2,r_bytep
\r
345 rjmp handle_end_inc
\r
346 h_writescratchpad_crc_end2:
\r
347 rjmp handle_end_sleep
\r
352 breq h_readscratchpad_end2
\r
354 brne h_readscratchpad_read_byte2
\r
355 h_readscratchpad_set_offset2:
\r
361 h_readscratchpad_read_byte2:
\r
362 configZ pack2,r_bytep
\r
364 rjmp handle_end_inc
\r
365 h_readscratchpad_end2:
\r
366 rjmp handle_end_sleep
\r
372 brsh h_copyscratchpad_ok2
\r
373 configZ pack2,r_bytep
\r
377 brne h_copyscratchpad_nok2
\r
379 breq h_copyscratchpad_ok2
\r
382 h_copyscratchpad_ok2:
\r
386 sts gcontrol2,r_temp
\r
388 h_copyscratchpad_nok2:
\r
392 rjmp handle_end_sleep
\r
395 h_readmemory_addr2:
\r
397 brne h_readmrmory_addr_byte12
\r
399 rjmp handle_end_inc
\r
400 h_readmrmory_addr_byte12:
\r
401 sts pack2+1,r_rwbyte
\r
402 ldi r_mode,OW_READ_MEMORY2
\r
405 rjmp h_readmemory22
\r
408 lds r_temp2,pack2+1
\r
413 rjmp h_readmemory_end2
\r
414 sts pack2+1,r_temp2
\r
417 ldi zl,lo8(pack2+45)
\r
418 ldi zh,hi8(pack2+45)
\r
421 lds r_bytep,pack2+1
\r
423 //configZ pack2+3,r_bytep
\r
427 rjmp handle_end_sleep
\r
436 h_readmemorycounter_addr2:
\r
438 brne h_readmrmorycounter_addr_byte12
\r
443 h_readmrmorycounter_addr_byte12:
\r
444 sts pack2+1,r_rwbyte
\r
445 ldi r_mode,OW_READ_MEMORYCOUNTER2
\r
449 rjmp h_readmemorycounter22
\r
450 h_readmemorycounter2:
\r
452 lds r_temp2,pack2+1
\r
453 ldi r_temp,1 ;inc leider kein c flag
\r
459 breq h_readmemorycounter_next2
\r
460 sts pack2+1,r_temp2
\r
462 h_readmemorycounter22: ;Lesen von dem worauf die erstenzwei bytes zeigen
\r
465 configZ pack2+3,r_bytep
\r
469 //h_readmemorycounter_end:
\r
470 // ldi r_mode,OW_SLEEP
\r
473 h_readmemorycounter_next2: ; rest lesen
\r
474 ldi r_mode,OW_READ_MEMORYCOUNTER_EX2
\r
484 brne h_readmemorycounter_cFF2
\r
490 configZ counters2,r_temp2
\r
492 sts pack2+35,r_temp
\r
494 sts pack2+36,r_temp
\r
496 sts pack2+37,r_temp
\r
498 sts pack2+38,r_temp
\r
499 rjmp h_readmemorycounter_ex2
\r
500 h_readmemorycounter_cFF2:
\r
502 sts pack2+35,r_temp
\r
503 sts pack2+36,r_temp
\r
504 sts pack2+37,r_temp
\r
505 sts pack2+38,r_temp
\r
507 h_readmemorycounter_ex2:
\r
510 breq h_readmemorycounter_ex_end2
\r
512 brne h_readmemorycounter_ex22
\r
515 sts pack2+43,r_temp
\r
518 sts pack2+44,r_temp
\r
519 h_readmemorycounter_ex22:
\r
521 configZ pack2,r_bytep
\r
524 h_readmemorycounter_ex_end2:
\r
526 lds r_temp2,pack2+1
\r
527 ldi r_temp,1 ;inc leider kein c flag
\r
531 sbrc r_temp2,1 ;am ene von allem
\r
532 rjmp h_readmemorycounter_ex_sleep2
\r
534 ldi r_mode,OW_READ_MEMORYCOUNTER2
\r
535 sts pack2+1,r_temp2
\r
537 rjmp h_readmemorycounter22
\r
538 h_readmemorycounter_ex_sleep2:
\r
539 ldi r_mode,OW_SLEEP
\r
547 #include "../common/OWPinInterrupt.s"
\r